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Abstract 
 We study the concept of a basic building block for circuits using differential signaling and being based on graphene field 
effect devices. We fabricated a number of top-gated graphene FETs using commercially available graphene and employing 
electron beam lithography along with other semiconductor manufacturing processes. These devices were then systematically 
measured in an automated setup and their DC characteristics analyzed in terms of a simple but effective analytical model. 
This model together with the collected data allowed us to proceed further with both mathematical analysis of circuit charac-
teristics as well as numerical simulation in a dedicated circuit analysis software.  
Keywords: Graphene, FET, Differential Signaling  
 
 
1. Introduction

 
After decades of miniaturization and performance 
tuning, silicon electronics is approaching its techno-
logical limits [1]. In the search for alternative transis-
tor channel materials, graphene has been given much 
attention since its discovery in 2004 [2], mainly be-
cause it offers compelling values of carrier mobility 
and a consequent potential for high frequency opera-
tion, possibly reaching into the THz range
 
[3]. Cer-
tain drawbacks however, such as the weak or absent 
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current saturation or the high “off” current, limit the 
use of graphene for traditional CMOS-like circuitry
 
[4]. Elementary circuits based on graphene devices, 
such as an audio voltage amplifier [5] or a logic in-
verter [6] have already been published. They rely, 
however, on CMOS-like principles to operate, 
whereas in this work we investigate the possibility of 
employing graphene devices for an alternative ap-
proach based on differential signaling, where satura-
tion and off-current are not expected to preponderate.  
  
  
 
 
Figure 1. Fabrication process flow. (a) Substrate Si, 
512µm + SiO₂, 285nm + graphene (b) alignment marks, 
Cr/Au (c) graphene etch (d) S/D contacts, Cr/Au (e) gate 
dielectric, Al₂O₃; (f) gate metal 
 Figure 2. SEM image of a single graphene FET, with 
L=1.6µm and W=1.6µm. (To protect the graphene from 
electron irradiation device was imaged after electrical 
characterization – hence the contamination). Inset: Micro-
scope image of an array of devices, one of 12 per die. 
 
2. Device Fabrication 
We used samples of commercially available, 
CVD-grown single layer graphene, transferred onto a 
silicon substrate covered by 285nm of SiO₂ (figure 
1.). Channel regions were defined by removing gra-
phene in the surrounding areas by an ion-beam etch. 
Cr/Au Source and Drain (S/D) contacts were evapo-
rated and patterned by Electron Beam Lithography 
(EBL) and lift-off, followed by Atomic Layer Depo-
sition (ALD) of a 15nm thick Al₂O₃ gate dielectric. 
Finally, the gate electrode is patterned and deposited 
similarly to the S/D electrodes. The gate dielectric, 
which also covers the S/D metal prevents a short cir-
cuit with the gate electrode and allows for tight 
alignment, reducing the length of un-gated channel 
regions to a minimum. An example of fabricated 
Graphene FET  (GFET) is shown in figure 2.  
3. Characterization and data analysis 
Electrical measurements were taken to assess the 
transistor’s DC characteristic. An automated setup 
was used to apply identical measurement conditions 
to a large quantity of devices. The resulting drain 
current vs gate voltage ID(VG) and drain current vs 
drain voltage ID(VD) curves were analyzed in terms 
of several key parameters, using the following ex-
pressions for fitting:  
 
𝐺𝑑𝑠 = √𝑔′𝑚 2 (𝑉𝐺 − 𝑉0) + 𝑔0
 2, (1) 
where 𝐺𝑑𝑠 is the transistor’s overall conductance be-
tween source and drain, 𝑔𝑚
′ is the transconductance 
per unit of drain-source bias (𝑔𝑚
′ = 𝑔𝑚/𝑉𝑑𝑠), 𝑉0 is 
the Dirac voltage, and 𝑔0 is the conductance mini-
mum at the Dirac point (𝐺𝑑𝑠(𝑉𝐺   = 𝑉0) = 𝑔0). For 
simplicity 𝑔𝑚
′  and 𝑔0 will be referred to as reduced 
transconductance and base conductance respectively 
throughout this paper. 
This intrinsic conductance translates into an ex-
trinsic output current, when taking the contact re-
sistances into account (𝑅𝑆 = 2𝑅𝐶). 
  𝐼𝑒𝑥𝑡𝑟 = 𝑉𝐷𝑆
𝐺𝑑𝑠
1 + 𝑅𝑆𝐺𝑑𝑠
.  (2)  
These are responsible for the concave bending and 
eventual saturation of the 𝐼𝐷(𝑉𝐷) curve far away from 
the Dirac point. No other current saturation effects, 
such as carrier velocity saturation due to scattering 
mechanisms (MOSFET-like pinch off does not exist 
in gapless single layer Graphene[7]), are taken into 
account here. 
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This simple model, albeit empirical rather than 
based on physics principles, provides excellent fitting 
results and allows extracting parameters that reflect 
the device’s extrinsic performance relevant for circuit 
simulation. Similar models, also containing square-
root based expressions but tailored to extract physical 
rather than circuit-relevant parameters were used in 
the past, e.g. by Meric [8,9] and Scott [10]. It may al-
so be more suitable for hand calculations in the anal-
ysis of elementary circuits than complex physical 
models. Combining a series of 𝐼𝐷(𝑉𝐺) curves, meas-
ured at different drain bias values, and performing a 
surface fit allows capturing the complete DC charac-
teristic of a device. Surface fits obtained in this man-
ner exhibit a slightly larger residual error compared 
to individual curve fit but are still acceptable for our 
purpose (Figure 3).  
 
Figure 3. Typical ID(VD) curve. The fit is obtained from 
multiple ID(VG) measurements on the same device with 
varying VD. Inset: extrapolation of complete current-
voltage characteristic. 
 
4. Differential circuit modeling 
The working principle of the differential pair cir-
cuit relies on a constant current source in the stem 
and two switching devices directing the current in ei-
ther one or the other of two “branches” (Figure 4). 
The sum of the currents of both branches is therefore 
constant. The switching effect can be described by an 
imbalance factor 𝛼. 
 𝛼 =
𝐼1 − 𝐼2
𝐼𝑆
 (3)  
where 𝐼𝑆 = 𝐼1 + 𝐼2 is the stem current supplied by 
the constant current source. In this formulation, the 
branch currents become  
 𝐼1,2 =
1
2
(1 ±  𝛼) ⋅ 𝐼𝑆 (4)  
 
 
Figure 4. Circuit schematic (inset) and simplified work-
ing principle of the graphene differential pair. Upper axis: 
left (red) and right (blue) transistor output (drain) voltage, 
𝑉𝐷. Lower axis:  Transfer curve, 𝑉𝑜𝑢𝑡 , determined by sub-
traction of blue curve from red curve.  
The output voltage is the difference of the drain 
nodes in either branch of the circuit.  
 𝑉𝐷1,2 = 𝑉𝐷𝐷 − 𝑅𝐿𝐼1,2 (5)  
 𝑉𝑜𝑢𝑡 = 𝑉𝐷1 − 𝑉𝐷2 
= 𝑅𝐿(𝐼2 − 𝐼1) 
= −𝛼𝑅𝐿𝐼𝑆 
(6)  
If we model the graphene devices as conductances 
𝐺1 and 𝐺2 (which are each a function of the devices’ 
bias conditions, i.e. 𝑉𝐺) then the total resistance of 
each branch can be expressed as  
 𝑅𝑏𝑟,𝑖 = 𝑅𝐿 + 1/𝐺𝑖. (7)  
Since the voltage drop on both branches is 
necessarily identical, we can write 𝑅𝑏𝑟1𝐼1 = 𝑅𝑏𝑟2𝐼2. 
Combining this with equations 4 and 7 yields  
𝑉𝐷1,2 
𝑉𝑖𝑛  
𝑉𝑖𝑛  
𝑉𝑐𝑜𝑚 + 𝑉0 
 𝑅𝐿 + 1 𝐺2⁄
𝑅𝐿 + 1 𝐺1⁄
=
1 + 𝛼
1 − 𝛼
  (8)  
which can be rearranged and solved to find the 
imbalance factor, as follows 
 
 𝛼 =
𝐺1 − 𝐺2
𝐺1 + 2𝐺1𝐺2𝑅𝐿 + 𝐺2
. (9)  
This result is independent of the bias conditions 
𝑉𝐷𝐷 and 𝐼𝑆 and reflects the circuit’s intrinsic perfor-
mance. For 𝐺1 and 𝐺2 we can substitute a modified 
version of equation (1) in which we replace 𝑉𝐺 =
𝑉𝑐𝑜𝑚 ± 𝑉𝑖𝑛 respectively, where 𝑉𝑐𝑜𝑚 is the common 
offset voltage around which the input voltage 𝑉𝑖𝑛is 
varied. Note that, as a simplification, the (common) 
source voltage, 𝑉𝑆, is not taken into account. Whereas 
the relevant parameter for the channel conductance 
modulation is 𝑉𝐺𝑆 = 𝑉𝐺 − 𝑉𝑆 rather than simply 𝑉𝐺 
we assume here a source voltage of 0V in order to 
maintain the analytic expressions at a manageable 
complexity. In practice, for numerical computations, 
we select a value of 𝑉𝑐𝑜𝑚 to which we add the 
term 𝑉𝐷𝐷 − 𝐼𝑆(𝑅𝐿 + 1 𝑔0⁄ ) thus compensating for a 
nonzero, constant 𝑉𝑆. The circuit’s transfer function 
is thus  
  𝑉𝑜𝑢𝑡 = 𝐻(𝑉𝑖𝑛) = −𝛼(𝑉𝑖𝑛)𝑅𝐿𝐼𝑆. (10)  
The transfer curve is schematically illustrated in fig-
ure 4. Its appearance is dominated by the subtraction 
of the output characteristic of one device with the 
other’s, resulting in a useful, linear region between a 
negative and a positive peak value. These peaks cor-
respond to the Dirac point of each device respective-
ly, their position on the input voltage’s axis is related 
to 𝑉𝑐𝑜𝑚 + 𝑉0 as illustrated in the figure. The principal 
figures of merit of this differential pair are the input 
swing, characterized by the relative distance between 
the Dirac peaks in the transfer curve, as well as the 
slope and linearity of the linear region in-between. 
The slope can be computed by taking the derivative 
 
 𝑆′(𝑉𝑖𝑛) =
𝜕
𝜕𝑉in
𝑅𝐿𝛼(𝑉𝑖𝑛). 
(11)  
Note that 𝑆′ is the slope per unit of bias current, 𝐼𝑆, 
bearing the unit 1/A; we define the actual slope as 
𝑆 = 𝐼𝑆 ⋅ 𝑆
′. The result is rather unwieldy but can be 
evaluated at 𝑉𝑖𝑛 = 0, resulting in 
 
 𝑆′(0) =
𝑔𝑚
2  𝑅𝐿
𝐺0
2 + 𝑅𝐿 𝐺0
3
(𝑉0 − 𝑉𝑐𝑜𝑚), 
(12)  
where 𝐺0 = √𝑔′𝑚2 (𝑉0 − 𝑉𝑐𝑜𝑚)2 + 𝑔0
2.  
 
Figure 5. Slope S’ of the transfer curve at 𝑉𝑖𝑛 = 0 for dif-
ferent values of 𝑔𝑚, as a function of (a) 𝑉𝑐𝑜𝑚 and (b) 𝑅𝐿 
and (c) S as a function of 𝐼𝑆. Variables are normalized ac-
cording to Table 1.  
 
Parameter Unit 
Typical  
Value 
Normalization 
Factor 
Normalized 
Value 
𝑔𝑚
′  S/V 800 μS/V 400 μS/V 2 
𝑔0 S 400 μS 400 μS 1 
𝑉 V 1 V 1V 1 
𝐼𝑆  A 400 µA 400 µA 1 
𝑅𝐿 Ω 2.5 kΩ 1 / 400 μS 1 
S’ 1/A 2.5 µA-1  1 / 400 µA 1 
  
Table 1. Typical values and normalization of main parame-
ters. All parameters of a particular unit share the same 
normalization factor. 
Parameters that can be independently tuned to 
optimize the circuits’ performance include the 
common mode of the input signal 𝑉𝑐𝑜𝑚and the pull 
up resistances 𝑅𝐿 . Figure 5 displays the slope versus 
each of these parameters. In order to maximize the 
slope, there is an optimum value for 𝑉𝑐𝑜𝑚 beyond 
which not only the slope but also the linearity 
decrease. This optimum value can be very close to 
the symmetry point (𝑉𝑖𝑛 = 0) and approaches it 
S’ vs 𝑉𝑐𝑜𝑚 
S’ vs 𝑅𝐿 
a   
b  
c  S vs 𝐼𝑆 
further as transconductance improves. In terms of the 
load resistance, the slope monotinically increases 
with the value of 𝑅𝐿, but the benefit of incresing 𝑅𝐿 
further diminshes gradually as the slope approaches 
its asymptotic value. 
 
Figure 6. Scatter plot of the reduced transconductance 
𝑔𝑚
′ vs the base conductance 𝑔0 of a multitude of devices 
with varying dimensions.  
Theoretically, both 𝑅𝐿 and 𝐼𝑆 could be multiplied 
at will in order to boost the circuit’s amplification. 
However, the value of 𝑉𝐷𝐷 required to keep the 
current source from saturating may quicly reach 
prohibitive levels. Instead it will be advisable to 
carefully tune the balance between 𝑅𝐿 and 𝐼𝑆 such as 
to obtain an effective drive current while limiting the 
voltage drop across the load resistors.  
For realistic numerical modeling, it is crucial to 
assess the relationship between the model’s two main 
parameters, 𝑔𝑚
′  and 𝑔0. Measurement data presented 
in Figure 6 reveals a linear trend where 𝑔𝑚
′ ≈ 𝜒𝑔0, 
with the proportionality constant 𝜒 = 2. This trend is 
interesting since it is desirable to have both a high 
value of  𝑔𝑚
′  and a low value of base conductance, 
𝑔0. It appears, however, that it is not possible to im-
prove one of the parameters independently of the 
other. The values in Table 1 are chosen accordingly.  
5. Circuit simulation 
With the same model and the coefficients obtained 
from a surface fit of a series of ID(VG) as well as 
ID(VD) curves, we programmed a compact model in 
Verilog-AMS for use with a circuit simulator, in this 
case CADENCE/Spectre. This approach allows for 
more flexibility as well as complexity in the circuit 
design compared to the analytical derivations. In par-
ticular it allows taking the contact resistances into 
account that tend to be on the order of the base con-
ductance. 
The results depicted in figure 7a show a fairly linear 
transfer curve in the input voltage range roughly be-
tween -1V and +1V, depending on the bias current. 
The tradeoff is between input swing and voltage gain 
(steepness of the transfer curve), which reaches a 
slightly amplifying value of 1.4. Here we adjusted 𝐼𝑆 
and 𝑅𝐿for a supply voltage level of 5V. 
 
 
 
Figure 7. Differential input-output voltage transfer curves obtained from Verilog-A / Cadence Spectre simulations for 
different values of 𝐼𝑆, ranging from 20μA to 80μA in steps of 20μA; The insets on the top left show the slope (voltage gain) at 
𝑉in = 0 for each value of  𝐼𝑆. The insets on the bottom right show the value of 𝑉𝑐𝑜𝑚 which were used for the respective bias 
current level. The device parameters were (a) 𝑔𝑚 = 100μS/V,  𝑔0 = 50μS, (b) 𝑔𝑚 = 400μS/V,  𝑔0 = 40μS . In both cases 
𝑉𝐷𝐷 = 5V, V0 = 0, 𝑅𝐿 = 3 ⋅ (1 𝑔0⁄ ) and the contact resistance at source and drain were 𝑅𝐶 = 1kΩ. 
 
𝑔𝑚
′   vs 𝑔0 
 
a 
 
b 
In order to achieve higher values of the amplification 
factor, we analyzed characteristics of graphene FETs 
previously reported. We found that devices with very 
low values of 𝑔0 can significantly boost our differen-
tial circuit’s performance (figure 7b). We extracted 
the characteristics from I(V) curves of bilayer gra-
phene devices presented in reference [11], where the 
values of 𝑔𝑚 and 𝑔0 were found to be on the order of 
400𝜇𝑆/𝑉 and 40𝜇𝑆 respectively (at 𝑉𝑏𝑔 = −80𝑉). 
The low base conductance is due the band gap open-
ing in bilayer graphene when applying an electric 
field via a back gate bias 𝑉𝑏𝑔. However, as men-
tioned above, the price to pay for the higher voltage 
gain is a drastically reduced input swing.  
8. Conclusions 
We obtained a useful circuit model based on meas-
ured current-voltage characteristics of actual gra-
phene devices. This allowed us to estimate the behav-
ior of a circuit comprised of two GFETs and other 
circuit elements. Such circuit elements could be used 
as building blocks in future RF and differential logic 
electronics applications.   
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